

**GRAPHIC ERA (DEEMED TO BE UNIVERSITY), DEHRADUN**  
**DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING**  
**TIMETABLE (Offline), M. TECH (VLSI Design and Systems), Sem-IV**

w.e.f. 27<sup>th</sup> January 2025

Time/ Day	08:00AM- 08:55AM	08:55AM- 9:50 AM	10:10AM- 11:05M	11:05 AM- 12:00 PM	12:00 PM- 1:00PM	1:00 PM- 1:55 PM	1:55PM- 2:50PM	3:10 PM- 4:05 PM
MON	<b>Dissertation Phase-II</b>					<b>L U N C H</b>	<b>Dissertation Phase-II</b>	
TUE	<b>Dissertation Phase-II</b>						<b>Dissertation Phase-II</b>	
WED	<b>Dissertation Phase-II</b>						<b>Dissertation Phase-II</b>	
THU	<b>Dissertation Phase-II</b>						<b>Dissertation Phase-II</b>	
FRI	<b>Dissertation Phase-II</b>						<b>Dissertation Phase-II</b>	

**Class Coordinator:** Prof. (Dr.) Varij Panwar

Code	Subject:	Concerned Faculty:	Load (L.T.P)
VDM 401	Dissertation Phase-II	Prof. (Dr.) Varij Panwar	0-0-28

Dr. Kaushal Kumar  
**Timetable Coordinator**

*Kaushal Kumar*

*Irfanul Hasan*  
 Prof. (Dr.) Md. Irfanul Hasan  
**HOD (ECE)**