

Beil Road, Ciement Town
Dehradun-248002 Uttarakhand
Ph 0135-2644183 2642799.
Fax 0135-2644025

Department of Electronics and Communication Engineering

Attention to M. Tech (VLSI Design and Systems)

Supplementary/Debarred Practical Exam-March 2024 Schedule

(Ist Semester)

February 29, 2024

Notice

Supplementary Debarred Practical examination for CMOS Analog Circuit Design Lab (VDM 151) has been scheduled on 4th March 2024. Students must maintain the following schedule:

Date	Time of Examination	Laby Name
04-03-2024	10:00 am onwards	CMOS Analog Circuit Design Lab (VDM 151)

Note: Every student must bring 'lab record file' checked by the concerned faculty.

Lab In charge

Hold, Dept. of ECE